Title of Invention	A METHOD FOR REDUCING POWER CONSUMPTION OF WIRELESS COMMUNICATION DEVICES
Abstract	Various techniques for improving a wireless communication device are described. The techniques may include reducing power in a wireless communication device for a first sleep period and then increasing power in the wireless communication device for an intermediate wake period after the first sleep period to estimate an error of the sleep clock. The method may further include reducing power in the wireless communication device for a second sleep period after the intermediate wake period. The intermediate wake mode implemented during the intermediate period can be used to estimate the error of the sleep clock without performing one or more tasks associated with an awake mode, such as demodulation. The techniques may facilitate the effective use of low frequency low power clocks for sleep mode, even when relatively large slot cycles are defined within a slotted paging system.

Title of Invention

A METHOD FOR REDUCING POWER CONSUMPTION OF WIRELESS COMMUNICATION DEVICES

Abstract

Various techniques for improving a wireless communication device are described. The techniques may include reducing power in a wireless communication device for a first sleep period and then increasing power in the wireless communication device for an intermediate wake period after the first sleep period to estimate an error of the sleep clock. The method may further include reducing power in the wireless communication device for a second sleep period after the intermediate wake period. The intermediate wake mode implemented during the intermediate period can be used to estimate the error of the sleep clock without performing one or more tasks associated with an awake mode, such as demodulation. The techniques may facilitate the effective use of low frequency low power clocks for sleep mode, even when relatively large slot cycles are defined within a slotted paging system.

Full Text	LOW FREQUENCY SLEEP CLOCK ERROR CORRSCTION WITKIN A MOBILE STATION OPSRATIMG IN A SLOTTED PAGING MODE Related Applications [0000] This application claims the benefit of provisional ü.S. Application Serial No. 60/353,475, entitled "INTERMEDIATE WAKE MODE TO TRACK SLEEP CLOCK FREQUENCY IN A WIRELESS COMMUNICATION DEVICE," filed January 31, 2002, which is incorporated herein by reference in its entirety for all purposes. [0001] This disclosure relates generally to wireless communication devices and, more particularly, to sleep mode operation of a wireless communication device. Background [0002] A number of different wireless communication techniques have been developed, including frequency division multiple access (FDMA), time division multiple access (TDMA) and various spread spectrum techniques. One common spread spectrum technique used in wireless communication is code division multiple access (CDMA) signal modulation in which multiple Communications are simultaneously transmitted over a spread spectrum radio-frequency .(RE) signal. Some example wireless communication devices that have incorporated one or more wireless conamunication techniques include cellular radiotelephones, PCMCL cards incorporated within portable computers, personal digital assistants (PDAs) equipped with wireless communication capabilities, and the like. [0003] Conserving power in a wireless conununication device is a paramount concern. To conserve power, the wireless communication device may periodically operate in a low-power mode, often referred to as sleep mode. When operating in sleep mode, the wireless communication device can reduce power consumption by disconnecting power to selected intemal components. For example, slotted paging techniques have been developed, in which paging signals are sent from a base station to wireless conomunication devices within assigned paging slots, separated by predetermined intervals of time. Slotted paging allows a wireless communication device to operate in sleep mode during the period of time between consecutive paging slots without missing paging signals. [0004] A slot cycle refers to the amount of time between successive paging slots to be detected by a particular wireless communication device in a slotted paging system. Slot cycles are typically on the order of 1 to 20 seconds, but may be any length of time. For example, slot cycles for wireless connmunication devices operating in data transfer mode may be much longer than slot cycles associated with real time radiotelephone calls because the response time of the wireless communication device may not need to be as quick for wireless data transfer. [0005] During the sleep period of the slot cycle, the wireless communication device tracks the amount of elapsed time in order to determine the appropriate time to wake up for reception of paging signals. Thus, even during sleep mode, the wireless communication device consumes some power, i.e., power sufficiënt to track the amount of elapsed time. The system clock of the wireless communication device is typically a relatively high frequency, high power clock such as a voltage controlled temperature compensated crystal oscillator (VCTCXO). Unfortunately, a VCTCXO or other high frequency, high quality clock may consume excessive amounts of power. [0006] To further reduce power consumption during sleep mode, a wireless communication device may implement a relatively low frequency, low power clock that operates specifically during sleep mode, allowing the high power clock to be powered down along with other intemal components of the wireless communication device during the sleep mode. However, low frequency, low power clock signals typically suffer from considerable variation and/or drift, making it more difficult to accurately track the amount of elapsed time during sleep mode. SUMMARY [0007] In general, this disclosure describes various sleep mode techniques that can be implemented in a wireless communication device. The techniques can reduce power consumption of the wireless communication device by facilitating the use of a relatively low frequency, low power clock during sleep mode. For example, power can be reduced in a wireless communication device for a first sleep period and then increased for an intermediate period after the first sleep period to enable estimation of an error in the sleep clock. Sleep clock error is sometimes referred to as a slew. During the intermediate period, demodulation of paging signals can be avoided to conserve power. After the intermediate period, power can be reduced in the wireless communication device for a second sleep period. After one or more sleep periods and intermediate periods, the wireless communication device can be powered up for full awake mode to detect and demodulate paging signals. [0008] The techniques may be implemented in hardware, software, firmware, or any combination thereof. If implemented in software, the techniques may be directed to a computer readable medium carrying program code, that when executed, performs one or more of the techniques described below. In that case, the techniques may be embodied in computer readable instructions. A memory may store the instructions, and a processor coupled to the memory may execute the instructions to perform one or more of the techniques. [0009] Addidonal details of these and other embodiments are set forth in the accompanying drawings and the description below. Other features, objects and advantages will become apparent from the description and drawings, and from the claims. [0014] FIG. 1 is a block diagram illustrating an exemplary wireless communication system 10. For example, system 10 may be designed to support one or more vvireless communication standards such as CDMA, FDMA, TDMA, one or more high speed wireless data standards, or any other wireless communication Standard. As shown in FIG. L system 10 may include a base station 12 that transmits and receives signals 14 to and from a wireless communication device (WCD )16 via one ormore paths. WCD 16 may implement a RAKE receiver to track multi-path signals, e.g., the same signal propagating over different paths and possibly received at different times. For example, WCD may receive signal 14A from base station 12 via a first path, as well as signal 14B via a second path caused by reflection of signal 14C from an obstacle 18. Obstacle 18 may be any structure proximate to subscriber unit 16 such as a building, bridge, car, or even a person. [0015] By way of example, CDMA standards that system 10 may be designed to support may include one or more of the following: (1) the "TIA/EIA-95-B Mobile Station-Base Station Compatibility Standard for Dual-Mode Wideband Spread Spectrum Cellular System" (the IS-95 Standard), (2) the "TIA/EIA-98-C Recommended Minimum Standard for Dual-Mode Wideband Spread Spectrum Cellular Mobile Station" (the IS-98 Standard), (3) the Standard offered by a consortium named "3rd Generation Partnership Project" (3GPP) and embodied in a set of documents including Document Nos. 3G TS 25.211, 3G TS 25.212, 3G TS 25.213, and 3G TS 25.214 (the W-CDMA Standard), (4) the Standard offered by a consortium named "3rd Generation Partnership Project 2" (3GPP2) and embodied in a set of documents including "TR-45.5 Physical Layer Standard for cdma2000 Spread Spectrum Systems," the "C.S0005-A Upper Layer (Layer 3) Signaling Standard for cdma2000 Spread Spectrum Systems," and the "C.S0024 CDMA2000 High Rate Packet Data Air Interface Specification" (the CDMA2000 Standard), (5) the HDR system documented in TIA/EL\-IS-856, "CDMA2000 High Rate Packet Data Air Interface Specification," and (6) some other standards. [0016] In addition, system 10 may be designed to support standards such as the GSM Standard or related standards, e.g., the DCS1800 and PCS1900 standards. GSM systems employ a combination of FDMA and TDMA modulation techniques. System 10 may also support other FDIvLA and TDMA standards. In some embodiments, WCD 16 may 'oc implemented as a hybrid access terminal (HAT) that supports multiple standards. For example, WCD 16 may support the lx-CDiVIA2000 Standard for voice Communications and the IS856 Standard for high-speed data conununications. The IS856-compIiant system can be co-located or overlaid in some ether manner with the 1.\-CDMA2000 network to provide enhanced high-speed data services. [0017] WCD 16 may take the forra of a cellular radiotelephone, a satellite radiotelephone, a PCMCIA card incorporated within a ponable computer, a personal digital assistant (PDA) equipped with wireless communication capabilities, or the like. Base station 12 (sometimes referred to as a base transceiver system, or BTS) may include a base station controller (not shown) that provides an interface between base siation 12 and a public switched telephone network. System 10 may include any number of WCDs and base stations. [0018] System 10 may implement slotted paging, in which base station 12 sends paging signals to WCD 16 within assigned paging slots separated by predetermined intervals of time. Slotted paging allows WCD 16 to operaie in sleep mode during periods of time between consecutive paging slots without missing paging signals. In ocher words, WCD 16 operates in a sleep mode and periodically wakes up at times corresponding to the time when paging signals are expected. Received paging signals can be demodulated in order to identify whether Information or data is to be sent to WCD 16. If so, WCD 16 may remain in awake mode to receive the information. For example, if WCD 16 is a radiotelephone, the paging signal can inform WCD 16 of an incoming call, at which time a wireless link, or the like, can be established to effectuate wireless communication between the caller and a user of WCD 16. [0019] WCD 16 may receive paging signals over a paging channel as outlined above, and may also receive pilot signals over a pilot channel. Pilot signals generally refers to signals comprising a repetitive pseudo-noise (PN) sequence used for various synchronization purposes. In some cases, the pilot signals may be use to estimate an error in the sleep doek of WCD 16. For example, the time that a pilot signal is received raay be compared to an expected time in order to define an error in the sleep clock. This estimation of the error in the sleep clock may occur in various modes of operation of WCD 16, including awake mode, and intermediate wake mode as outlined below. In intermediate wake mode, however, various tasks such as demodulation of the paging channel can be avoided specifically to conserve power. [0020] In particular, as described in greater detail below, WCD 16 periodically implements a mode of operation referred to herein as an intermediate wake mode. Intermediate wake mode is a jnode of operation of WCD 16 that is different from a normal-awake mode (nonnal-awake mode is also referred to herein as full-awake mode or simply awake mode). During intermediate wake mode, WCD 16 wakes up long enough and with sufficiënt power to estimate an error associated with its sleep clock. For example, as mentioned WCD 16 can compare the time that a pilot signal is received with the time it is expected to estimate the error of the sleep clock. However, during intermediate wake mode, WCD does not necessarily perform one or more tasks associated with a normal-awake mode, such as demodulation of the paging signals. Instead, after estimating the error associated with its sleep clock and correcting for the error, WCD 16 returns to low power sleep mode, i.e., a second sleep period. [0021] The ability to periodically operate in an intermediate wake mode can provide a number of advantages to WCD 16. For example, intermediate wake mode consumes significantly less power than normal-awake mode. The reduction in power consumption may be due to one or more of a number of factors. For example, intermediate wake mode may last a shorter amount of time than a normal-awake mode. Moreover, because demodulation is not performed during intermediate wake mode, a demodulator, e.g., including a number of RAKE receiver fmgers, may remain without power or in a low power state during the intermediate wake mode. In this manner, power can be conserved during intermediate wake mode. [0022] Intermediate wake mode can also facilitate the use of lower cost sleep clocks, particularly when relatively large slot cycles are defined. A slot cycle refers to the amount of time between successive paging slots to be detected by WCD 16 in a slotted paging system. As the size of a slot cycle is increased, the firequency error of the sleep clock becomes more problematic. In particular, when the slot cycle is large, the ■ frequency error of the sleep clock may cause WCD 16 to wake up at the wrong time, i.e., too early or too late. In either case, WCD 16 may not receive the paging signals, and may need to remain in an awake state for extended time (possibly for the next full slot cycle) to ensirre that the next paging signal is received. Extended awake mode can result, however, in inefficiënt use of power. [0023] The implementation of one or more intermediate wake periods over the course of a slot cycle can ensure that WCD 16 is adequately accounting for the frequency error of its sleep clock, thereby ensuring that WCD 16 will be awake when the paging signal ii expected. In this manner, the implementation of intermediate wake mode can facilitate the use of lower cost sleep clocks and the implementation of longer slot cycles. [0024] FIG. 2 is an exemplary block diagram of WCD 16 configured to support one or more CDMA standards. As shown, WCD 16 includes a radio frequency transmitter/receiver 20, a radio frequency antenna 22, a controller 24, a search module 26 and a demodulator 28. WCD 16 may also include one or more clocks such as system clock 31 and sleep clock 32. In some cases, a single clock can operate as both system ciock 31 and sleep clock 32. However, by implementing a lower power, lovv frequency sleep clock 32, power can be conserved during sleep mode by powering off the higher frequency system clock 31. By way of example, system clock 31 may comprise a \oltage controlled temperature compensated crystal oscillator (VCTCXO) operating at a frequency of approximately 19.68 megahertz, although it is not limited in that respect. .Also, by way of example, sleep clock 31 may comprise a low power oscillator operating at a frequency in the range of 30 kilohertz to 60 kilohertz, or 1.92 megahertz to 3.84 megahertz, although it is not limited in those respects. [0025] WCD 16 may also include one or more memory devices 34 for storing computer readable instructions that can be executed by a processor, for example, within controller 24. In that case, the processor may be directly coupled to memory device 34. The functions of demodulator 28, search module 26 and controller 24 may be implemented by one or more digital signal processors (DSP), discrete hardware circuitry, firmware, field programmable gate arrays (FPGA), software executing on a programmable processor such as a DSP, or a combination of any of the above. [0026] During operation in awake mode, antenna 22 receives incoming signals, such as paging signals and pilot signals transmitted from base station 12. Transmitter/receiver 20 includes circuitry tó process received signals and output digital values. Transmitter/receiver 20 may process the received signal using a low-noise amplifier (LNA), an RF mixer and an analog-to-digital (A/D) converter (not shown in FIG 2) to produce corresponding digital values. The digital values may comprise a train of pulses sometimes referred to as "chips." [0027] WCD 16 can use search module 26 to continuously scan an incoming spread spectrum signal in the time domain to determine the existence, time offset, and signal strength of various received paths. Search module 26 records and reports the path Information to controller 24 as search results. Local maximum energy peaks, representing received paths, appear for time offsets that result in recovery of a received signal, while other time offsets typically result in litde or no signal energy. In a multi- path environment, signal reflections or echoes may cause multiple energy peaks to occur. [002S] WCD 16 can implement RAKE receiver fingers to track signais of a multi-path environment. For example, as illustrated in FIG. 3, demodulator 28 may include a number of demodulation clements 30 (referred to as fingers) to track multi-path signais. In that case, controller 24 uses the search results generated by search module 26 to assign demodulation clements 30 within demodulator 28. The demodulation elements 30 track and demodulate signais associated with one or more of the signal paths. [0029] Referring again to FIG. 2, controller 24 can forward received chips to demodulator 28 for a process referred to as demodulation. Demodulation may involve despreading of pseudo-noise (PN) codes and decovering of orthogonal codes for each chip (sometimes referred to as "Walsh decovering"). The results of demodulation are then colleted and grouped into symbols. For example, each symbol may be generated from a stream of 256 demodulated chips. If WCD 16 implements a RAKE receiver configuration like that illustrated in FIG. 3, demodulation occurs in each demodulation element 30. In that case, the demodulated results from each path of the multi-path can be combihed by combiner 38. [0030] WCD 16 can be configured to operate according to slotted paging techniques. As mentioned above, in slotted paging, WCD 16 powers up to receive and demodulate paging signais. However, the paging signais are not transmitted to WCD 16 at all times. Rather, the paging signais are transmitted during temporally defmed slots. Thus, during the time between the slots, WCD 16 can enter a sleep mode without missing the paging signais. During sleep mode, controller 24 may reduce or eliminate power consumption of various intemal components of WCD 16, including for example, transmitter/receiver 20, search module 26, demodulator 28 and system clock 32. [0031] At a time just before a paging signal is expected, controller 24 can cause the various intemal components to power up so that the paging signal and other signais such as pilot signais can be received. For example, upon powering up, WCD may use pilot signais received over a pilot channel to estimate an enror in sleep clock 32 in order to provide an open loop feedback adjustment as described in greater detail below. Then, after adjusting for the sleep clock error, the paging signal can be demodulated in order to determine whether WCD 16 is being paged for wireless communication. If so, WCD 16 can remain in an active state so that signais containing Information, e.g., voice or data signals, can be transmitted to WCD 16. However, if the paging signal does not indicate that information is to be sent to WCD 16, controller 24 can cause WCD 16 to return to a sleep mode for a period of time. [0032] During the sleep period, system clock 31 may be powered down along with a number of other intemal components of WCD 16. In that case, sleep clock 32 can be used to track the amount of time that bas elapsed. The process can continue for any number of slot cycles, with WCD 16 periodically entering awake mode to receive the paging signals and then retuming to sleep mode if the paging signal does not indicate that information is to be sent to WCD 16. [0033] The error associated with sleep clock 32 may be caused by frequency drift, or other frequency errors may occur in sleep clock 32 as a result of such things as temperature variations. Moreover, because the intemal components of WCD 16 can generate heat, the frequency errors associated with sleep clock 32 may become relatively significant even over relativeiy short time periods. The error associated with sleep clock 32 is typically quantified in parts per million (PPM). As slot cycles become larger, the effective error per slot cycle of the sleep clock becomes larger even if the error in PPM remains the same. [0034] Each time WCD 16 enters awake mode, the error associated with sleep clock 32 can be calculated to provide an open loop feedback adjustment. For example, the error associated with sleep clock can be measured for a slot cycle by comparing the expected time that a signal should be received (as defmed by sleep clock 32) with the actual time it is received. In particular, WCD 16 may detect one or more unique words within the pilot signal or paging signal, such as a message preamble which signifies the beginning of the signal. The time that the unique word was received can then be compared with an expected time to measure the error of sleep clock 32. The measured error can then be used to adjust the amount sleep time (as defmed by sleep clock 32) for the next sleep period, such as by adding an offset value to the sleep period. [0035] WCD 16 typically remains in an awake mode for a window of time around the time that the paging signal is expected in order to ensure that paging signals can be received even if the frequency drift of sleep clock 32 causes the WCD 16 to awake slighdy too early or slightly too late. However, if the PPM of sleep clock 32 is too large or if the length of the slot cycle is too large, problems can arise. Specifically, the error associated with sleep clock 32 can cause WCD 16 to awake at the wrong time, such that the paging signal is missed altogether. In that case, WCD 16 may need to remain in awake mode for a period of time covering the next full slot cycle in order to ensure that the next paging signal is not also missed, which results in additionai power consumption. [0036] One possible soiution to this problem is to implement a higher frequency sleep clock within WCD 16, particularly if the slot cycle is defined to be relatively large. However, higher frequency sleep clocks may be more costiy and typicaily use more power than lower frequency sleep clocks. [0037] Another possible soiution is to increase the size of the window of time that WCD 16 remains in awake mode by an amount sufficiënt to ensure that the paging signal will not be missed. However, as WCD 16 remains in awake mode for longer periods of time, more power is consumed. Moreover, the length of the slot cycle may change over time making it difficult to optimize the size of the window. [0038] In accordance with one embodiment, WCD 16 is capable of periodically operating in intermediate wake mode for one or more intermediate periods of time within slot cycles. The ability to operate in intermediate wake mode may allow WCD 16 to utilize a lower power, lower frequency sleep clock, even if large slot cycles are defined. WCD 16 periodically operates in intermediate wake mode in order to estimate and account for erxors in sleep clock 32. However, additionai tasks, such as demodulation are avoided during the periods of time associated with intermediate wake mode. [0039] FIG. 4 is a flow diagram according to one embodiment. In particular, FIG. 4 illustrates a process that can be implemented within controller 24 to control the mode of operatioh of WCD 16 over the course of a slot cycle. Over the course of Üie slot cycle, WCD 16 may operate in one or more of the foUowing modes: sleep mode, awake mode, and intermediate wake mode. As shown, at the beginning of the slot cycle, controller 24 reduces power for a sleep period within WCD 16 (41). For example, controller 24 may cause various intemal components to power down or otherwise enter a low power state. Sleep clock 32 remains powered during sleep mode, however, and provides a measure of the amount of time that has elapsed. Controller 24 may provide an adjustment to sleep clock 32 based on an error estimated for the previous slot cycle. After a defined length of time, controller 24 may cause some or all of the intemal components of WCD 16 to be powered up. The specific components that are powered up and the length of time that they remain powered depends on whether WCD 16 enters an awake mode or ar. intermediate wake mode (illustrated by decision box 42). [0040] If WCD 16 enters intermediate wake mode (42). controller 24 causes WCD to increase power for an intermediate awake period (43). In intermediate wake mode some, but not all of the intemal components are povvered up. For example, demodulator 2S may remain in a low power state for the intermediate period. WCD 16 can receive an incoming pilot signal (44), and reception of the pilot signal can be used to estimate :he sleep clock error (45). For e.xample, controller 24 can compare the e.xpected time :hat the pilot signal should be received (as defined by sleep clock 32) with the actual time it is received. In particular, WCD 16 may define a v\'mdow of time during which the pilot signal should be received. The time that the pilot signal is expected may be defined by a pseudo-noise (PN) offset value associated with the base station sending the signal. WCD 16 may store the PN offset value prior to entering sleep mode. Then, when WCD 16 enters intermediate wake mode, it can use the stored PN offset to defme the expected time for the pilot signal. The time that the pilot signal is actually received can be compared with an expected time to measure the error of sleep clock 32. .[0041] Controller 24 can then correct for the error in sleep clock 32 for the next sleep period (46), such as by implementing a feedback loop. In other words, the measured error can be used to adjust the timing for the subsequent sleep period, such as by adding an offset to the sleep period defined by sleep clock 32. After controller 24 has corrected for the error in the sleep clock, it can cause WCD to reenter sleep mode, i.e., reduce power of a second sleep period for that slot cycle (41). In other words, during intermediate wake mode, WCD 16 does not perform demodulation. For at least this reason, intermediate wake mode may consume significantly less power than fuU-awake mode. [0042] WCD 16 may implement any number of intermediate wake periods over the course of a slot cycle. In this manner, errors associated with sleep clock 32 can be accounted for, even if the slot cycle is very large. Eventually, WCD 16 enters full-awake mode (42). In that case, controller 24 causes WCD 16 to increase power for an awake period (47). In awake mode, substantially all of the intemal components are powered up, including demodulator 28. [0043] During awake mode, WCD 16 may perform all of the tasks performed duiing intermediate wake mode, such as receiving a pilot signal (48), estimating the sleep clock error (49), and correcting for the error in the sleep clock (50), for example, by implementing a feedback loop to compensate timing of the next sleep period. In addition, during awake mode, WCD 16 performs additiona! tasks not performed during intermediate wake mode. In particular, during awake mode, WCD 16 performs demodulation of the paging signal. For example, control unit 24 may assign RAKE receiver fingers (51) which can demodulate the paging signal (52), such as by despreading of pseudo-noise (PN) codes and Walsh decovenng of ori:hogonal codes. The demodulated symbols can then be interpreted in order to determhie the content of the paging signal. [0044] If the content of the paging signal indicates that information is to be sent to WCD 16, WCD 16 can remain in awake mode to receive the information. However, if the content of the paging signal indicates that no information is to be sent to WCD 16. controller 24 can cause WCD 16 to enter a sleep period for the next slot cycle. [0045] Again, by operating in intermediate awake mode during one or more intermediate wake periods over a course of a slot cycle, sufficiënt accounting of the error associated with sleep clock 32 can be achieved, even if a very low power, low frequency sleep clock is implemented, and even if large slot cycles are defined. The number of intermediate wake periods implemented over the course of a slot cycle may depend on both the accuracy of the sleep clock and the length of the slot cycle. In most cases, intermediate wake mode should be invoked often enough to account for the sleep clock error and thereby ensure that the paging signal can be received during the window of time allocated for the reception of the paging signal. [0046] In some cases, WCD 16 may dynamically control the number of intermediate wake periods based on the length of the slot cycle. For example, WCD 16 may implement what is referred to as a telescoping algorithm to adjust the length of the slot cycle over the course of operation in the slotted paging system. In one example, the length of the slot cycle is defined by a slot cycle index (SCI). For example the length of the slot cycle may be approximately: 1.28 * 2^^^^ seconds Thus, if SCI=0, then the length of the slot cycle is approximately 1.2S seconds, and if SCI is 1, then the length of the slot cycle is approximately 2.56 seconds. If SCI is 2, then the length of the slot cycle is approximately 5.12 seconds, and so forth. [0047] WCD 16 may implement a telescoping algorithm to dynamically control the length of the slot cycle. The telescoping algorithm may operate within control unit 24 'O adjust the SCI over the course of time in order to improve perfonnance of WCD 16. For example, in one embodiment, the telescoping algorithm begins with SCI=0 and then ir.crements the SCI for subsequent slot cycles when appropriate. The effect of the algorithm generally causes the length of the slot cycle to increase over time, when appropriate. In particular, the telescoping algorithm may cause the slot cycle index to be incremented only after the error in the sleep clock has settled to a relatively steady state. The telescoping algorithm may cause WCD 16 to sleep for lonser and longer periods of time, after determining that appropriate account of errors in the sleep clock are made. At sorae point, the telescoping algorithm should reach a desired slot cycle, at which point increments to the slot cycle index may cease. The desired slot cycle index may be programmed into WCD 16 and base station 12. In other words, the telescoping algorithm can provide an acceptable way to reach the desired slot cycle index in a step-wise fashion, while accounting for possible errors in the sleep clock. [0048] In accordance with one embodiment, control unit 24 may also dynamically adjust the number of intennediate wake periods based on the adjusted length of the slot cycle, as dynamically defined by the telescoping algorithm. For example, if a low accuracy sleep clock is used, it may be desirable to adjust for errors in the sleep clock approximately every 1.28 seconds, regardless of the defined length of the slot cycle. In that case, if the telescoping algorithm establishes a SCI=0, then no intermediate wake periods are necessary over that slot cycle. However, if SCI is adjusted to SCI=1, control 'jnit 24 may invoke an intermediate wake mode for one intermediate period of that slot cycle. Sirailarly, if SCI is adjusted to SCI=2, control unit 24 may invoke intermediate wake mode for three different periods of that slot cycle. In this manner, it can be ensured that the errors in the sleep clock are adjusted approximately every 1.28 seconds, regardless of the defined length of the slot cycle. This can ensure that the errors associated with the sleep clock are adequately accounted for, regardless of the length of the slot cycle. [0049] Various embodiments have been described. For example, an intermediate wake mode of operation of a wireless communication device has been described. As outlined above, implementing intermediate wake mode can improv^ performance of a wireless communication device, particularly when used in a slotted paging system. Xevertheless, modifications can be made without departing from the sprit and scope of this disclosure. For example, additional frequency error estimation techniques may be implemented to improve estimation of the frequency error of the sleep clock. In one example, early re-activation of system clock 31 following a sleep mode may provide a rr.easurement of the actual frequency of sleep clock 32 to improve error estimation. These and other embodiments are within the scope of the following claims. WE CLAIM : 1. A method comprising: reducing power in a wireless communication device to place the wireless communication device in a sleep mode for a first sleep period; increasing power in the wireless communication device to place the wireless communication device in an intermediate wake made for an intermediate wake period after the first sleep period, the intermediate wake mode being a mode in which the wireless communication device is not fuUy powered and not demodulating a paging channel but is estimating an error of a sleep clock; and reducing power in the wireless communication device for a second sleep period to place the wireless communication device in the sleep mode immediately after the intermediate wake period so that the paging channel is not demodulated by the wireless communication device between the first sleep period and the second sleep period. 2. The method of claim 1, further comprising increasing power in the wireless communication device for an awake period after the second sleep period. 3. The method of claim 2, further comprising during the awake period: estimating the error of the sleep clock based on a time that a pilot signal is received; correcting for the error in the sleep clock; and demodulating a paging signal. 4. The method of claim 1, wherein the intermediate wake period is a first intermediate wake period, the method fiirther comprising increasing power in the wireless communication device for a second intermediate wake period after the second sleep period to estimate another error of the sleep clock without performing a demodulation. 5. The method of claim 1, further comprising during the intermediate wake period: estimating the error of the sleep clock based on a time that a pilot signal is received; and correcting for the error in the sleep clock. 6. The method of claim 1, further comprising dynamically defining a length of a slot cycle and adjusting a number of intermediate wake periods to occur in a slot cycle based on the length of the slot cycle. 7. A computer-readable medium comprising program code that when executed: reduces power in a wireless communication device to place the wireless communication device in a sleep mode for a first sleep period; increases power in the wireless communication device to place the wireless communication device in an intermediate wake mode for an intermediate wake period after the first sleep period, the intermediate wake mode being a mode in which the wireless communication device is not fuUy powered and not demodulating a paging charmel but is estimating an error of a sleep clock; and reduces power in the wireless communication device for a second sleep period to place the wireless communication device in the sleep mode immediately after the intermediate wake period so that the paging channel is not demodulated by the wireless communication device between the first sleep period and the second sleep period. 8. The computer-readable medium of claim 7, wherein the program code when executed increases power in the wireless communication device for an awake period after the second sleep period. 9. The computer-readable medium of claim 8, wherein the program code when executed during the awake period: estimates the error of the sleep clock based on a time that a paging signal is received; corrects for the error in the sleep clock; and causes a paging signal to be demodulated. 10. The computer-readable medium of claim 7, wherein the intermediate wake period is a first intermediate wake period, wherein the program code when executed increases power in the wireless communication device for a second intermediate wake period after the second sleep period to estimate another error of the sleep clock without performing a demodulation. 11. The computer-readable medium of claim 7, wherein the program code when executed during the intermediate wake period: estimates the error of the sleep clock based on a time that a pilot signal is received; and corrects for the error in the sleep clock. 12. The computer-readable medium of claim 7, wherein the program code when executed dynamically defines a length of a slot cycle and adjusts a number of intermediate wake periods to occur in a slot cycle based on the length of the slot cycle. 13. A controller for use in a wireless communication device having a sleep clock, the controller comprising: means for reducing power in the wireless communication device to place the wireless communication device in a sleep mode for a first sleep period; means for increasing power in the wireless communication device to place the wireless communication device in an intermediate wake mode for an intermediate wake period after the first sleep period, the intermediate wake mode being a mode in which the wireless communication device is not fully powered and not demodulating a paging channel but is estimating an error of a sleep clock; and means for reducing power in the wireless communication device for a second sleep period to place the wireless communication device in the sleep mode immediately after the intermediate wake period so that the paging channel is not demodulated by the wireless communication device between the first sleep period and the second period. 14. The controller of claim 13, wherein the controller increases power in the wireless communication device for an awake period after the second sleep period. 15. The controller of claim 14, wherein during the awake period the wireless communication device receives a pilot signal and a paging signal; and the controller estimates the error in the sleep clock, corrects for the error in the sleep clock, and causes the paging signal to be demodulated. 16. The controller of claim 15, wherein the controller causes the paging signal to be demodulated by assigning RAKE receiver fmgers to demodulate the paging signal. 17. The controller of claim 13, wherein the intermediate wake period is a first intermediate wake period, wherein the controller increases power in the wireless communication device for a second intermediate wake period after the second sleep period to estimate another error of the sleep clock without performing a demodulation. 18. The controller of claim 13, wherein during the intermediate wake period the wireless communication device receives a pilot signal; and the controller estimates the error in the sleep clock and corrects for the error in the sleep clock. 19. The controller of claim 13, wherein the controller dynamically defmes a length of a slot cycle, and adjusts a number of intermediate wake periods to occur in a slot cycle based on the length of the slot cycle. 20. An apparatus comprising: a memory that stores executable instructions; and a processor coupled to the memory that executes the instructions to reduce power in a wireless communication device so as to place the wireless communication device in a sleep mode for a first sleep period, increase power in the wireless communication device so as to place the wireless communication device in an intermediate wake mode for an intermediate wake period after the first sleep period, the intermediate wake mode being a mode in which the wireless communication device is not fully powered and not demodulating a paging channel but is estimating an error of a sleep clock, and reduce power in the wireless communication device for a second sleep period to place the wireless communication device in the sleep mode immediately after the intermediate wake period so that the paging channel is not demodulated by the wireless communication device between the first sleep period and the second sleep period. 21. The apparatus of claim 20, wherein the processor executes the instructions to dynamically deflne a length of a slot cycle and adjust a number of intermediate wake periods to occur in a slot cycle based on the length of the slot cycle. 22. The apparatus of claim 20, wherein the processor executes the instructions to increase power in the wireless communication device for an awake period after the second sleep period. 23. The apparatus of claim 20, wherein the intermediate wake period is a first intermediate wake period, wherein the processor executes the instructions to increase power in the wireless communication device for a second intermediate wake period after the second sleep period to estimate another error in the sleep clock without performing a demodulation. 24. An apparatus comprising: means for reducing power in the wireless communication device to place the wireless communication device in a sleep mode for a first sleep period; means for increasing power in the wireless communication device to place the wireless communication device in an intermediate wake mode for an intermediate wake period after the first sleep period, the intermediate wake mode being a mode in which the wireless communication device is not fully powered and not demodulating a paging channel but is estimating an error of a sleep clock; and means for reducing power in the wireless communication device for a second sleep period to place the wireless communication device in the sleep mode immediately after the intermediate wake period so that the paging charmel is not demodulated by the wireless communication device between the first sleep period and the second period. 25. The apparatus of claim 24, further comprising means for increasing power in the wireless communication device for an awake period after the second sleep period. 26. The apparatus of claim 25, further comprising: means for receiving a pilot signal during the awake period; means for estimating the error in the sleep clock during the awake period; means for correcting for the error in the sleep clock; and means for demodulating a paging signal during the awake period. 27. The apparatus of claim 24, wherein the intermediate wake period is a first intermediate wake period, the apparatus further comprising means for increasing power in the wireless communication device for a second intermediate wake period after the second sleep period to estimate another error in the sleep clock without performing a demodulation. 28. The apparatus of claim 24, further comprising: means for receiving a pilot signal during the intermediate wake period; means for estimating the error in the sleep clock during the intermediate wake period; and means for correcting for the error in the sleep clock. 29. The apparatus of claim 24, further comprising means for dynamically defming a length of a slot cycle and adjusting a number of intermediate wake periods to occur in a slot cycle based on the length of the slot cycle. dated this 27 day of July 2004 (D J SOLOMON) OF DePENNING & DePENNING AGENT FOR THE APPLICANT

Full Text

LOW FREQUENCY SLEEP CLOCK ERROR CORRSCTION WITKIN A MOBILE STATION OPSRATIMG IN A SLOTTED PAGING MODE
Related Applications
[0000] This application claims the benefit of provisional ü.S. Application Serial No. 60/353,475, entitled "INTERMEDIATE WAKE MODE TO TRACK SLEEP CLOCK FREQUENCY IN A WIRELESS COMMUNICATION DEVICE," filed January 31, 2002, which is incorporated herein by reference in its entirety for all purposes.
[0001] This disclosure relates generally to wireless communication devices and, more particularly, to sleep mode operation of a wireless communication device.
Background
[0002] A number of different wireless communication techniques have been developed, including frequency division multiple access (FDMA), time division multiple access (TDMA) and various spread spectrum techniques. One common spread spectrum technique used in wireless communication is code division multiple access (CDMA) signal modulation in which multiple Communications are simultaneously transmitted over a spread spectrum radio-frequency .(RE) signal. Some example wireless communication devices that have incorporated one or more wireless conamunication techniques include cellular radiotelephones, PCMCL cards incorporated within portable computers, personal digital assistants (PDAs) equipped with wireless communication capabilities, and the like.
[0003] Conserving power in a wireless conununication device is a paramount concern. To conserve power, the wireless communication device may periodically operate in a low-power mode, often referred to as sleep mode. When operating in sleep mode, the wireless communication device can reduce power consumption by disconnecting power to selected intemal components. For example, slotted paging techniques have been developed, in which paging signals are sent from a base station to wireless conomunication devices within assigned paging slots, separated by predetermined intervals of time. Slotted paging allows a wireless communication device to operate in sleep mode during the period of time between consecutive paging slots without missing paging signals.

[0004] A slot cycle refers to the amount of time between successive paging slots to be detected by a particular wireless communication device in a slotted paging system. Slot cycles are typically on the order of 1 to 20 seconds, but may be any length of time. For example, slot cycles for wireless connmunication devices operating in data transfer mode may be much longer than slot cycles associated with real time radiotelephone calls because the response time of the wireless communication device may not need to be as quick for wireless data transfer.
[0005] During the sleep period of the slot cycle, the wireless communication device tracks the amount of elapsed time in order to determine the appropriate time to wake up for reception of paging signals. Thus, even during sleep mode, the wireless communication device consumes some power, i.e., power sufficiënt to track the amount of elapsed time. The system clock of the wireless communication device is typically a relatively high frequency, high power clock such as a voltage controlled temperature compensated crystal oscillator (VCTCXO). Unfortunately, a VCTCXO or other high frequency, high quality clock may consume excessive amounts of power. [0006] To further reduce power consumption during sleep mode, a wireless communication device may implement a relatively low frequency, low power clock that operates specifically during sleep mode, allowing the high power clock to be powered down along with other intemal components of the wireless communication device during the sleep mode. However, low frequency, low power clock signals typically suffer from considerable variation and/or drift, making it more difficult to accurately track the amount of elapsed time during sleep mode.
SUMMARY
[0007] In general, this disclosure describes various sleep mode techniques that can be implemented in a wireless communication device. The techniques can reduce power consumption of the wireless communication device by facilitating the use of a relatively low frequency, low power clock during sleep mode. For example, power can be reduced in a wireless communication device for a first sleep period and then increased for an intermediate period after the first sleep period to enable estimation of an error in the sleep clock. Sleep clock error is sometimes referred to as a slew. During the intermediate period, demodulation of paging signals can be avoided to conserve power. After the intermediate period, power can be reduced in the wireless communication device for a second sleep period. After one or more sleep periods and intermediate

periods, the wireless communication device can be powered up for full awake mode to detect and demodulate paging signals.
[0008] The techniques may be implemented in hardware, software, firmware, or any combination thereof. If implemented in software, the techniques may be directed to a computer readable medium carrying program code, that when executed, performs one or more of the techniques described below. In that case, the techniques may be embodied in computer readable instructions. A memory may store the instructions, and a processor coupled to the memory may execute the instructions to perform one or more of the techniques.
[0009] Addidonal details of these and other embodiments are set forth in the accompanying drawings and the description below. Other features, objects and advantages will become apparent from the description and drawings, and from the claims.

[0014] FIG. 1 is a block diagram illustrating an exemplary wireless communication system 10. For example, system 10 may be designed to support one or more vvireless communication standards such as CDMA, FDMA, TDMA, one or more high speed wireless data standards, or any other wireless communication Standard. As shown in FIG. L system 10 may include a base station 12 that transmits and receives signals 14 to and from a wireless communication device (WCD )16 via one ormore paths. WCD 16 may implement a RAKE receiver to track multi-path signals, e.g., the same signal propagating over different paths and possibly received at different times. For example, WCD may receive signal 14A from base station 12 via a first path, as well as signal 14B via a second path caused by reflection of signal 14C from an obstacle 18. Obstacle 18 may be any structure proximate to subscriber unit 16 such as a building, bridge, car, or even a person.
[0015] By way of example, CDMA standards that system 10 may be designed to support may include one or more of the following: (1) the "TIA/EIA-95-B Mobile Station-Base Station Compatibility Standard for Dual-Mode Wideband Spread Spectrum Cellular System" (the IS-95 Standard), (2) the "TIA/EIA-98-C Recommended Minimum Standard for Dual-Mode Wideband Spread Spectrum Cellular Mobile Station" (the IS-98 Standard), (3) the Standard offered by a consortium named "3rd Generation Partnership Project" (3GPP) and embodied in a set of documents including Document Nos. 3G TS 25.211, 3G TS 25.212, 3G TS 25.213, and 3G TS 25.214 (the W-CDMA Standard), (4) the Standard offered by a consortium named "3rd Generation Partnership Project 2" (3GPP2) and embodied in a set of documents including "TR-45.5 Physical Layer Standard for cdma2000 Spread Spectrum Systems," the "C.S0005-A Upper Layer (Layer 3) Signaling Standard for cdma2000 Spread Spectrum Systems," and the "C.S0024 CDMA2000 High Rate Packet Data Air Interface Specification" (the CDMA2000 Standard), (5) the HDR system documented in TIA/EL\-IS-856, "CDMA2000 High Rate Packet Data Air Interface Specification," and (6) some other standards.
[0016] In addition, system 10 may be designed to support standards such as the GSM Standard or related standards, e.g., the DCS1800 and PCS1900 standards. GSM systems employ a combination of FDMA and TDMA modulation techniques. System 10 may also support other FDIvLA and TDMA standards. In some embodiments, WCD 16 may 'oc implemented as a hybrid access terminal (HAT) that supports multiple standards.

For example, WCD 16 may support the lx-CDiVIA2000 Standard for voice Communications and the IS856 Standard for high-speed data conununications. The IS856-compIiant system can be co-located or overlaid in some ether manner with the 1.\-CDMA2000 network to provide enhanced high-speed data services. [0017] WCD 16 may take the forra of a cellular radiotelephone, a satellite radiotelephone, a PCMCIA card incorporated within a ponable computer, a personal digital assistant (PDA) equipped with wireless communication capabilities, or the like. Base station 12 (sometimes referred to as a base transceiver system, or BTS) may include a base station controller (not shown) that provides an interface between base siation 12 and a public switched telephone network. System 10 may include any number of WCDs and base stations.
[0018] System 10 may implement slotted paging, in which base station 12 sends paging signals to WCD 16 within assigned paging slots separated by predetermined intervals of time. Slotted paging allows WCD 16 to operaie in sleep mode during periods of time between consecutive paging slots without missing paging signals. In ocher words, WCD 16 operates in a sleep mode and periodically wakes up at times corresponding to the time when paging signals are expected. Received paging signals can be demodulated in order to identify whether Information or data is to be sent to WCD 16. If so, WCD 16 may remain in awake mode to receive the information. For example, if WCD 16 is a radiotelephone, the paging signal can inform WCD 16 of an incoming call, at which time a wireless link, or the like, can be established to effectuate wireless communication between the caller and a user of WCD 16. [0019] WCD 16 may receive paging signals over a paging channel as outlined above, and may also receive pilot signals over a pilot channel. Pilot signals generally refers to signals comprising a repetitive pseudo-noise (PN) sequence used for various synchronization purposes. In some cases, the pilot signals may be use to estimate an error in the sleep doek of WCD 16. For example, the time that a pilot signal is received raay be compared to an expected time in order to define an error in the sleep clock. This estimation of the error in the sleep clock may occur in various modes of operation of WCD 16, including awake mode, and intermediate wake mode as outlined below. In intermediate wake mode, however, various tasks such as demodulation of the paging channel can be avoided specifically to conserve power.
[0020] In particular, as described in greater detail below, WCD 16 periodically implements a mode of operation referred to herein as an intermediate wake mode.

Intermediate wake mode is a jnode of operation of WCD 16 that is different from a normal-awake mode (nonnal-awake mode is also referred to herein as full-awake mode or simply awake mode). During intermediate wake mode, WCD 16 wakes up long enough and with sufficiënt power to estimate an error associated with its sleep clock. For example, as mentioned WCD 16 can compare the time that a pilot signal is received with the time it is expected to estimate the error of the sleep clock. However, during intermediate wake mode, WCD does not necessarily perform one or more tasks associated with a normal-awake mode, such as demodulation of the paging signals. Instead, after estimating the error associated with its sleep clock and correcting for the error, WCD 16 returns to low power sleep mode, i.e., a second sleep period. [0021] The ability to periodically operate in an intermediate wake mode can provide a number of advantages to WCD 16. For example, intermediate wake mode consumes significantly less power than normal-awake mode. The reduction in power consumption may be due to one or more of a number of factors. For example, intermediate wake mode may last a shorter amount of time than a normal-awake mode. Moreover, because demodulation is not performed during intermediate wake mode, a demodulator, e.g., including a number of RAKE receiver fmgers, may remain without power or in a low power state during the intermediate wake mode. In this manner, power can be conserved during intermediate wake mode.
[0022] Intermediate wake mode can also facilitate the use of lower cost sleep clocks, particularly when relatively large slot cycles are defined. A slot cycle refers to the amount of time between successive paging slots to be detected by WCD 16 in a slotted paging system. As the size of a slot cycle is increased, the firequency error of the sleep clock becomes more problematic. In particular, when the slot cycle is large, the ■ frequency error of the sleep clock may cause WCD 16 to wake up at the wrong time, i.e., too early or too late. In either case, WCD 16 may not receive the paging signals, and may need to remain in an awake state for extended time (possibly for the next full slot cycle) to ensirre that the next paging signal is received. Extended awake mode can result, however, in inefficiënt use of power.
[0023] The implementation of one or more intermediate wake periods over the course of a slot cycle can ensure that WCD 16 is adequately accounting for the frequency error of its sleep clock, thereby ensuring that WCD 16 will be awake when the paging signal ii expected. In this manner, the implementation of intermediate wake mode can facilitate the use of lower cost sleep clocks and the implementation of longer slot cycles.

[0024] FIG. 2 is an exemplary block diagram of WCD 16 configured to support one or more CDMA standards. As shown, WCD 16 includes a radio frequency transmitter/receiver 20, a radio frequency antenna 22, a controller 24, a search module 26 and a demodulator 28. WCD 16 may also include one or more clocks such as system clock 31 and sleep clock 32. In some cases, a single clock can operate as both system ciock 31 and sleep clock 32. However, by implementing a lower power, lovv frequency sleep clock 32, power can be conserved during sleep mode by powering off the higher frequency system clock 31. By way of example, system clock 31 may comprise a \oltage controlled temperature compensated crystal oscillator (VCTCXO) operating at a frequency of approximately 19.68 megahertz, although it is not limited in that respect. .Also, by way of example, sleep clock 31 may comprise a low power oscillator operating at a frequency in the range of 30 kilohertz to 60 kilohertz, or 1.92 megahertz to 3.84 megahertz, although it is not limited in those respects.
[0025] WCD 16 may also include one or more memory devices 34 for storing computer readable instructions that can be executed by a processor, for example, within controller 24. In that case, the processor may be directly coupled to memory device 34. The functions of demodulator 28, search module 26 and controller 24 may be implemented by one or more digital signal processors (DSP), discrete hardware circuitry, firmware, field programmable gate arrays (FPGA), software executing on a programmable processor such as a DSP, or a combination of any of the above. [0026] During operation in awake mode, antenna 22 receives incoming signals, such as paging signals and pilot signals transmitted from base station 12. Transmitter/receiver 20 includes circuitry tó process received signals and output digital values. Transmitter/receiver 20 may process the received signal using a low-noise amplifier (LNA), an RF mixer and an analog-to-digital (A/D) converter (not shown in FIG 2) to produce corresponding digital values. The digital values may comprise a train of pulses sometimes referred to as "chips."
[0027] WCD 16 can use search module 26 to continuously scan an incoming spread spectrum signal in the time domain to determine the existence, time offset, and signal strength of various received paths. Search module 26 records and reports the path Information to controller 24 as search results. Local maximum energy peaks, representing received paths, appear for time offsets that result in recovery of a received signal, while other time offsets typically result in litde or no signal energy. In a multi-

path environment, signal reflections or echoes may cause multiple energy peaks to occur.
[002S] WCD 16 can implement RAKE receiver fingers to track signais of a multi-path environment. For example, as illustrated in FIG. 3, demodulator 28 may include a number of demodulation clements 30 (referred to as fingers) to track multi-path signais. In that case, controller 24 uses the search results generated by search module 26 to assign demodulation clements 30 within demodulator 28. The demodulation elements 30 track and demodulate signais associated with one or more of the signal paths.
[0029] Referring again to FIG. 2, controller 24 can forward received chips to demodulator 28 for a process referred to as demodulation. Demodulation may involve despreading of pseudo-noise (PN) codes and decovering of orthogonal codes for each chip (sometimes referred to as "Walsh decovering"). The results of demodulation are then colleted and grouped into symbols. For example, each symbol may be generated from a stream of 256 demodulated chips. If WCD 16 implements a RAKE receiver configuration like that illustrated in FIG. 3, demodulation occurs in each demodulation element 30. In that case, the demodulated results from each path of the multi-path can be combihed by combiner 38.
[0030] WCD 16 can be configured to operate according to slotted paging techniques. As mentioned above, in slotted paging, WCD 16 powers up to receive and demodulate paging signais. However, the paging signais are not transmitted to WCD 16 at all times. Rather, the paging signais are transmitted during temporally defmed slots. Thus, during the time between the slots, WCD 16 can enter a sleep mode without missing the paging signais. During sleep mode, controller 24 may reduce or eliminate power consumption of various intemal components of WCD 16, including for example, transmitter/receiver 20, search module 26, demodulator 28 and system clock 32.
[0031] At a time just before a paging signal is expected, controller 24 can cause the various intemal components to power up so that the paging signal and other signais such as pilot signais can be received. For example, upon powering up, WCD may use pilot signais received over a pilot channel to estimate an enror in sleep clock 32 in order to provide an open loop feedback adjustment as described in greater detail below. Then, after adjusting for the sleep clock error, the paging signal can be demodulated in order to determine whether WCD 16 is being paged for wireless communication. If so, WCD 16 can remain in an active state so that signais containing Information, e.g., voice or

data signals, can be transmitted to WCD 16. However, if the paging signal does not indicate that information is to be sent to WCD 16, controller 24 can cause WCD 16 to return to a sleep mode for a period of time.
[0032] During the sleep period, system clock 31 may be powered down along with a number of other intemal components of WCD 16. In that case, sleep clock 32 can be used to track the amount of time that bas elapsed. The process can continue for any number of slot cycles, with WCD 16 periodically entering awake mode to receive the paging signals and then retuming to sleep mode if the paging signal does not indicate that information is to be sent to WCD 16.
[0033] The error associated with sleep clock 32 may be caused by frequency drift, or other frequency errors may occur in sleep clock 32 as a result of such things as temperature variations. Moreover, because the intemal components of WCD 16 can generate heat, the frequency errors associated with sleep clock 32 may become relatively significant even over relativeiy short time periods. The error associated with sleep clock 32 is typically quantified in parts per million (PPM). As slot cycles become larger, the effective error per slot cycle of the sleep clock becomes larger even if the error in PPM remains the same.
[0034] Each time WCD 16 enters awake mode, the error associated with sleep clock 32 can be calculated to provide an open loop feedback adjustment. For example, the error associated with sleep clock can be measured for a slot cycle by comparing the expected time that a signal should be received (as defmed by sleep clock 32) with the actual time it is received. In particular, WCD 16 may detect one or more unique words within the pilot signal or paging signal, such as a message preamble which signifies the beginning of the signal. The time that the unique word was received can then be compared with an expected time to measure the error of sleep clock 32. The measured error can then be used to adjust the amount sleep time (as defmed by sleep clock 32) for the next sleep period, such as by adding an offset value to the sleep period. [0035] WCD 16 typically remains in an awake mode for a window of time around the time that the paging signal is expected in order to ensure that paging signals can be received even if the frequency drift of sleep clock 32 causes the WCD 16 to awake slighdy too early or slightly too late. However, if the PPM of sleep clock 32 is too large or if the length of the slot cycle is too large, problems can arise. Specifically, the error associated with sleep clock 32 can cause WCD 16 to awake at the wrong time, such that the paging signal is missed altogether. In that case, WCD 16 may need to remain in

awake mode for a period of time covering the next full slot cycle in order to ensure that the next paging signal is not also missed, which results in additionai power consumption.
[0036] One possible soiution to this problem is to implement a higher frequency sleep clock within WCD 16, particularly if the slot cycle is defined to be relatively large. However, higher frequency sleep clocks may be more costiy and typicaily use more power than lower frequency sleep clocks.
[0037] Another possible soiution is to increase the size of the window of time that WCD 16 remains in awake mode by an amount sufficiënt to ensure that the paging signal will not be missed. However, as WCD 16 remains in awake mode for longer periods of time, more power is consumed. Moreover, the length of the slot cycle may change over time making it difficult to optimize the size of the window. [0038] In accordance with one embodiment, WCD 16 is capable of periodically operating in intermediate wake mode for one or more intermediate periods of time within slot cycles. The ability to operate in intermediate wake mode may allow WCD 16 to utilize a lower power, lower frequency sleep clock, even if large slot cycles are defined. WCD 16 periodically operates in intermediate wake mode in order to estimate and account for erxors in sleep clock 32. However, additionai tasks, such as demodulation are avoided during the periods of time associated with intermediate wake mode.
[0039] FIG. 4 is a flow diagram according to one embodiment. In particular, FIG. 4 illustrates a process that can be implemented within controller 24 to control the mode of operatioh of WCD 16 over the course of a slot cycle. Over the course of Üie slot cycle, WCD 16 may operate in one or more of the foUowing modes: sleep mode, awake mode, and intermediate wake mode. As shown, at the beginning of the slot cycle, controller 24 reduces power for a sleep period within WCD 16 (41). For example, controller 24 may cause various intemal components to power down or otherwise enter a low power state. Sleep clock 32 remains powered during sleep mode, however, and provides a measure of the amount of time that has elapsed. Controller 24 may provide an adjustment to sleep clock 32 based on an error estimated for the previous slot cycle. After a defined length of time, controller 24 may cause some or all of the intemal components of WCD 16 to be powered up. The specific components that are powered up and the length of time that they remain powered depends on whether WCD 16 enters an awake mode or ar. intermediate wake mode (illustrated by decision box 42).

[0040] If WCD 16 enters intermediate wake mode (42). controller 24 causes WCD to increase power for an intermediate awake period (43). In intermediate wake mode some, but not all of the intemal components are povvered up. For example, demodulator 2S may remain in a low power state for the intermediate period. WCD 16 can receive an incoming pilot signal (44), and reception of the pilot signal can be used to estimate :he sleep clock error (45). For e.xample, controller 24 can compare the e.xpected time :hat the pilot signal should be received (as defined by sleep clock 32) with the actual time it is received. In particular, WCD 16 may define a v\'mdow of time during which the pilot signal should be received. The time that the pilot signal is expected may be defined by a pseudo-noise (PN) offset value associated with the base station sending the signal. WCD 16 may store the PN offset value prior to entering sleep mode. Then, when WCD 16 enters intermediate wake mode, it can use the stored PN offset to defme the expected time for the pilot signal. The time that the pilot signal is actually received can be compared with an expected time to measure the error of sleep clock 32. .[0041] Controller 24 can then correct for the error in sleep clock 32 for the next sleep period (46), such as by implementing a feedback loop. In other words, the measured error can be used to adjust the timing for the subsequent sleep period, such as by adding an offset to the sleep period defined by sleep clock 32. After controller 24 has corrected for the error in the sleep clock, it can cause WCD to reenter sleep mode, i.e., reduce power of a second sleep period for that slot cycle (41). In other words, during intermediate wake mode, WCD 16 does not perform demodulation. For at least this reason, intermediate wake mode may consume significantly less power than fuU-awake mode.
[0042] WCD 16 may implement any number of intermediate wake periods over the course of a slot cycle. In this manner, errors associated with sleep clock 32 can be accounted for, even if the slot cycle is very large. Eventually, WCD 16 enters full-awake mode (42). In that case, controller 24 causes WCD 16 to increase power for an awake period (47). In awake mode, substantially all of the intemal components are powered up, including demodulator 28.
[0043] During awake mode, WCD 16 may perform all of the tasks performed duiing intermediate wake mode, such as receiving a pilot signal (48), estimating the sleep clock error (49), and correcting for the error in the sleep clock (50), for example, by implementing a feedback loop to compensate timing of the next sleep period. In addition, during awake mode, WCD 16 performs additiona! tasks not performed during

intermediate wake mode. In particular, during awake mode, WCD 16 performs demodulation of the paging signal. For example, control unit 24 may assign RAKE receiver fingers (51) which can demodulate the paging signal (52), such as by despreading of pseudo-noise (PN) codes and Walsh decovenng of ori:hogonal codes. The demodulated symbols can then be interpreted in order to determhie the content of the paging signal.
[0044] If the content of the paging signal indicates that information is to be sent to WCD 16, WCD 16 can remain in awake mode to receive the information. However, if the content of the paging signal indicates that no information is to be sent to WCD 16. controller 24 can cause WCD 16 to enter a sleep period for the next slot cycle. [0045] Again, by operating in intermediate awake mode during one or more intermediate wake periods over a course of a slot cycle, sufficiënt accounting of the error associated with sleep clock 32 can be achieved, even if a very low power, low frequency sleep clock is implemented, and even if large slot cycles are defined. The number of intermediate wake periods implemented over the course of a slot cycle may depend on both the accuracy of the sleep clock and the length of the slot cycle. In most cases, intermediate wake mode should be invoked often enough to account for the sleep clock error and thereby ensure that the paging signal can be received during the window of time allocated for the reception of the paging signal.
[0046] In some cases, WCD 16 may dynamically control the number of intermediate wake periods based on the length of the slot cycle. For example, WCD 16 may implement what is referred to as a telescoping algorithm to adjust the length of the slot cycle over the course of operation in the slotted paging system. In one example, the length of the slot cycle is defined by a slot cycle index (SCI). For example the length of the slot cycle may be approximately:
1.28 * 2^^^^ seconds Thus, if SCI=0, then the length of the slot cycle is approximately 1.2S seconds, and if SCI is 1, then the length of the slot cycle is approximately 2.56 seconds. If SCI is 2, then the length of the slot cycle is approximately 5.12 seconds, and so forth. [0047] WCD 16 may implement a telescoping algorithm to dynamically control the length of the slot cycle. The telescoping algorithm may operate within control unit 24 'O adjust the SCI over the course of time in order to improve perfonnance of WCD 16. For example, in one embodiment, the telescoping algorithm begins with SCI=0 and then ir.crements the SCI for subsequent slot cycles when appropriate. The effect of the

algorithm generally causes the length of the slot cycle to increase over time, when appropriate. In particular, the telescoping algorithm may cause the slot cycle index to be incremented only after the error in the sleep clock has settled to a relatively steady state. The telescoping algorithm may cause WCD 16 to sleep for lonser and longer periods of time, after determining that appropriate account of errors in the sleep clock are made. At sorae point, the telescoping algorithm should reach a desired slot cycle, at which point increments to the slot cycle index may cease. The desired slot cycle index may be programmed into WCD 16 and base station 12. In other words, the telescoping algorithm can provide an acceptable way to reach the desired slot cycle index in a step-wise fashion, while accounting for possible errors in the sleep clock. [0048] In accordance with one embodiment, control unit 24 may also dynamically adjust the number of intennediate wake periods based on the adjusted length of the slot cycle, as dynamically defined by the telescoping algorithm. For example, if a low accuracy sleep clock is used, it may be desirable to adjust for errors in the sleep clock approximately every 1.28 seconds, regardless of the defined length of the slot cycle. In that case, if the telescoping algorithm establishes a SCI=0, then no intermediate wake periods are necessary over that slot cycle. However, if SCI is adjusted to SCI=1, control 'jnit 24 may invoke an intermediate wake mode for one intermediate period of that slot cycle. Sirailarly, if SCI is adjusted to SCI=2, control unit 24 may invoke intermediate wake mode for three different periods of that slot cycle. In this manner, it can be ensured that the errors in the sleep clock are adjusted approximately every 1.28 seconds, regardless of the defined length of the slot cycle. This can ensure that the errors associated with the sleep clock are adequately accounted for, regardless of the length of the slot cycle.
[0049] Various embodiments have been described. For example, an intermediate wake mode of operation of a wireless communication device has been described. As outlined above, implementing intermediate wake mode can improv^ performance of a wireless communication device, particularly when used in a slotted paging system. Xevertheless, modifications can be made without departing from the sprit and scope of this disclosure. For example, additional frequency error estimation techniques may be implemented to improve estimation of the frequency error of the sleep clock. In one example, early re-activation of system clock 31 following a sleep mode may provide a rr.easurement of the actual frequency of sleep clock 32 to improve error estimation. These and other embodiments are within the scope of the following claims.

WE CLAIM :
1. A method comprising: reducing power in a wireless communication device to place the wireless communication device in a sleep mode for a first sleep period; increasing power in the wireless communication device to place the wireless communication device in an intermediate wake made for an intermediate wake period after the first sleep period, the intermediate wake mode being a mode in which the wireless communication device is not fuUy powered and not demodulating a paging channel but is estimating an error of a sleep clock; and reducing power in the wireless communication device for a second sleep period to place the wireless communication device in the sleep mode immediately after the intermediate wake period so that the paging channel is not demodulated by the wireless communication device between the first sleep period and the second sleep period.
2. The method of claim 1, further comprising increasing power in the wireless communication device for an awake period after the second sleep period.
3. The method of claim 2, further comprising during the awake period: estimating the error of the sleep clock based on a time that a pilot signal is received; correcting for the error in the sleep clock; and demodulating a paging signal.
4. The method of claim 1, wherein the intermediate wake period is a first intermediate wake period, the method fiirther comprising increasing power in the wireless communication device for a second intermediate wake period after the second sleep period to estimate another error of the sleep clock without performing a demodulation.
5. The method of claim 1, further comprising during the intermediate wake period: estimating the error of the sleep clock based on a time that a pilot signal is received; and correcting for the error in the sleep clock.

6. The method of claim 1, further comprising dynamically defining a length of a slot cycle and adjusting a number of intermediate wake periods to occur in a slot cycle based on the length of the slot cycle.
7. A computer-readable medium comprising program code that when executed: reduces power in a wireless communication device to place the wireless communication device in a sleep mode for a first sleep period; increases power in the wireless communication device to place the wireless communication device in an intermediate wake mode for an intermediate wake period after the first sleep period, the intermediate wake mode being a mode in which the wireless communication device is not fuUy powered and not demodulating a paging charmel but is estimating an error of a sleep clock; and reduces power in the wireless communication device for a second sleep period to place the wireless communication device in the sleep mode immediately after the intermediate wake period so that the paging channel is not demodulated by the wireless communication device between the first sleep period and the second sleep period.
8. The computer-readable medium of claim 7, wherein the program code when executed increases power in the wireless communication device for an awake period after the second sleep period.
9. The computer-readable medium of claim 8, wherein the program code when executed during the awake period: estimates the error of the sleep clock based on a time that a paging signal is received; corrects for the error in the sleep clock; and causes a paging signal to be demodulated.
10. The computer-readable medium of claim 7, wherein the intermediate wake period is a first intermediate wake period, wherein the program code when executed increases power in the wireless communication device for a second intermediate wake period after the second sleep period to estimate another error of the sleep clock without performing a demodulation.

11. The computer-readable medium of claim 7, wherein the program code when executed during the intermediate wake period: estimates the error of the sleep clock based on a time that a pilot signal is received; and corrects for the error in the sleep clock.
12. The computer-readable medium of claim 7, wherein the program code when executed dynamically defines a length of a slot cycle and adjusts a number of intermediate wake periods to occur in a slot cycle based on the length of the slot cycle.
13. A controller for use in a wireless communication device having a sleep clock, the controller comprising: means for reducing power in the wireless communication device to place the wireless communication device in a sleep mode for a first sleep period; means for increasing power in the wireless communication device to place the wireless communication device in an intermediate wake mode for an intermediate wake period after the first sleep period, the intermediate wake mode being a mode in which the wireless communication device is not fully powered and not demodulating a paging channel but is estimating an error of a sleep clock; and means for reducing power in the wireless communication device for a second sleep period to place the wireless communication device in the sleep mode immediately after the intermediate wake period so that the paging channel is not demodulated by the wireless communication device between the first sleep period and the second period.
14. The controller of claim 13, wherein the controller increases power in the wireless communication device for an awake period after the second sleep period.
15. The controller of claim 14, wherein during the awake period the wireless communication device receives a pilot signal and a paging signal; and the

controller estimates the error in the sleep clock, corrects for the error in the sleep clock, and causes the paging signal to be demodulated.
16. The controller of claim 15, wherein the controller causes the paging signal to be demodulated by assigning RAKE receiver fmgers to demodulate the paging signal.
17. The controller of claim 13, wherein the intermediate wake period is a first intermediate wake period, wherein the controller increases power in the wireless communication device for a second intermediate wake period after the second sleep period to estimate another error of the sleep clock without performing a demodulation.
18. The controller of claim 13, wherein during the intermediate wake period the wireless communication device receives a pilot signal; and the controller estimates the error in the sleep clock and corrects for the error in the sleep clock.
19. The controller of claim 13, wherein the controller dynamically defmes a length of a slot cycle, and adjusts a number of intermediate wake periods to occur in a slot cycle based on the length of the slot cycle.
20. An apparatus comprising: a memory that stores executable instructions; and a processor coupled to the memory that executes the instructions to reduce power in a wireless communication device so as to place the wireless communication device in a sleep mode for a first sleep period, increase power in the wireless communication device so as to place the wireless communication device in an intermediate wake mode for an intermediate wake period after the first sleep period, the intermediate wake mode being a mode in which the wireless communication device is not fully powered and not demodulating a paging channel but is estimating an error of a sleep clock, and reduce power in the wireless communication device for a second sleep period to place the wireless communication device in the sleep mode immediately after the intermediate

wake period so that the paging channel is not demodulated by the wireless communication device between the first sleep period and the second sleep period.
21. The apparatus of claim 20, wherein the processor executes the instructions to dynamically deflne a length of a slot cycle and adjust a number of intermediate wake periods to occur in a slot cycle based on the length of the slot cycle.
22. The apparatus of claim 20, wherein the processor executes the instructions to increase power in the wireless communication device for an awake period after the second sleep period.
23. The apparatus of claim 20, wherein the intermediate wake period is a first intermediate wake period, wherein the processor executes the instructions to increase power in the wireless communication device for a second intermediate wake period after the second sleep period to estimate another error in the sleep clock without performing a demodulation.
24. An apparatus comprising: means for reducing power in the wireless communication device to place the wireless communication device in a sleep mode for a first sleep period; means for increasing power in the wireless communication device to place the wireless communication device in an intermediate wake mode for an intermediate wake period after the first sleep period, the intermediate wake mode being a mode in which the wireless communication device is not fully powered and not demodulating a paging channel but is estimating an error of a sleep clock; and means for reducing power in the wireless communication device for a second sleep period to place the wireless communication device in the sleep mode immediately after the intermediate wake period so that the paging charmel is not demodulated by the wireless communication device between the first sleep period and the second period.

25. The apparatus of claim 24, further comprising means for increasing power in the wireless communication device for an awake period after the second sleep period.
26. The apparatus of claim 25, further comprising: means for receiving a pilot signal during the awake period; means for estimating the error in the sleep clock during the awake period; means for correcting for the error in the sleep clock; and means for demodulating a paging signal during the awake period.
27. The apparatus of claim 24, wherein the intermediate wake period is a first intermediate wake period, the apparatus further comprising means for increasing power in the wireless communication device for a second intermediate wake period after the second sleep period to estimate another error in the sleep clock without performing a demodulation.
28. The apparatus of claim 24, further comprising: means for receiving a pilot signal during the intermediate wake period; means for estimating the error in the sleep clock during the intermediate wake period; and means for correcting for the error in the sleep clock.
29. The apparatus of claim 24, further comprising means for dynamically defming a length of a slot cycle and adjusting a number of intermediate wake periods to occur in a slot cycle based on the length of the slot cycle.
dated this 27 day of July 2004
(D J SOLOMON) OF DePENNING & DePENNING AGENT FOR THE APPLICANT

Documents:

1662-CHENP-2004 ABSTRACT.pdf

1662-CHENP-2004 AMENDED PAGES OF SPECIFICATION 10-01-2012.pdf

1662-CHENP-2004 AMENDED PAGES OF SPECIFICATION 18-01-2012.pdf

1662-CHENP-2004 AMENDED CLAIMS 10-01-2012.pdf

1662-CHENP-2004 AMENDED CLAIMS 18-01-2012.pdf

1662-CHENP-2004 CLAIMS.pdf

1662-CHENP-2004 CORRESPONDENCE PO.pdf

1662-chenp-2004 description (complete).pdf

1662-chenp-2004 drawings.pdf

1662-CHENP-2004 EXAMINATION REPORT REPLY RECEIVED 10-01-2012.pdf

1662-chenp-2004 form 2 title page.pdf

1662-CHENP-2004 FORM-1 18-01-2012.pdf

1662-CHENP-2004 FORM-3 10-01-2012.pdf

1662-CHENP-2004 OTHER PATENT DOCUMENT 10-01-2012.pdf

1662-CHENP-2004 OTHER PATENT DOCUMENT 1 10-01-2012.pdf

1662-chenp-2004 pct.pdf

1662-CHENP-2004 POWER OF ATTORNEY 10-01-2012.pdf

1662-chenp-2004 power of attorney.pdf

1662-chenp-2004 claims.pdf

1662-CHENP-2004 CORRESPONDENCE OTHERS 04-04-2011.pdf

1662-CHENP-2004 CORRESPONDENCE OTHERS 18-01-2012.pdf

1662-chenp-2004 correspondence others.pdf

1662-chenp-2004 form 13.pdf

1662-chenp-2004 form 18.pdf

1662-chenp-2004 form 3.pdf

1662-chenp-2004 form 5.pdf

1662-chenp-2004 form 1.pdf

1662-chenp-2004 form 13 12-01-2007.pdf

1662-chenp-2004 form 18 12-01-2007.pdf

« Previous Patent

Next Patent »

Patent Number

250770

Indian Patent Application Number

1662/CHENP/2004

PG Journal Number

04/2012

Publication Date

27-Jan-2012

Grant Date

25-Jan-2012

Date of Filing

27-Jul-2004

Name of Patentee

QUALCOMM INCORPORATED

Applicant Address

5775 MOREHOUSE DRIVE, SAN DIEGO, CALIFORNIA 92121, USA

Inventors:

#	Inventor's Name	Inventor's Address
1	CAHLLA, RAGHU	11928 TIVOLI PARK ROW, #2,SAN DIEGO, CLIFORNIA 92128, USA
2	ACHOUR,BAZIZ,	4215 CAMINO SANDOVAL, SAN DIEGO, CALIFORNIA 92130,
3	ACHOUR,BAZIZ,	4215 CAMINO SANDOVAL, SAN DIEGO, CALIFORNIA 92130,
4	ACHOUR,BAZIZ,	4215 CAMINO SANDOVAL, SAN DIEGO, CALIFORNIA 92130,
5	HUGHES, ROBBIN	7133 BLADSTAD COURT, SAN DIEGO, CALIFORNIA 92126
6	HUGHES, ROBBIN	7133 BLADSTAD COURT, SAN DIEGO, CALIFORNIA 92126

PCT International Classification Number

HO4Q7/32

PCT International Application Number

PCT/US03/02896

PCT International Filing date

2003-01-31

PCT Conventions:

#	PCT Application Number	Date of Convention	Priority Country
1	60/353,475	2002-01-31	U.S.A.