Title of Invention

'A CHIP PACKAGING OVERFLOW PROOF DEVICE'

Abstract The invention relates to a chip packaging overflow proof device comprising a substrate (22), one or a plurality of chip (21) disposed on the substrate (22); a packaging base (24) to accommodate the substrate (22) and the chip (21); a circuit disposed on the side of the substrate (22) and connected to the chip (21); a socket disposed on the side of the packaging base (24); a lid (26) inserted into the socket (25); a retaining wall (29) disposed on the packaging base (24) at where closer to the socket (25); a first cable-terminating hole (171) disposed at where between the socket (25) and the lid (26) for the circuit (23) to penetrate through; and a second cable-terminating hole (272) disposed on the retaining wall (29); and an overflow space (31) being defined between the retaining wall (29) and the socket (25) at a level lower than that of the second cable- terminating hole (272), the overflow space (31) being integrated with the packaging base (24), wherein any squeeze-out of a colloid packaging of the chip (21) being admitted into the overflow space (31), wherein a trough (291) is disposed on the retaining wall (29), a first covering portion (261) extending from the lid enters into the overflow space (31) and a second covering portion (262) extending from the lid (26) enters into the trough (291), wherein the second cable-terminating hole (272) is contained in the first slot (2721) with its opening facing upward and disposed on the bottom of the trough (291) and in a second slot (2722) with its opening facing downward and disposed on the bottom of the lid(26).
Full Text

CHIP PACKAGING OVERFLOW PROOF DEVICE
BACKGROUND OF THE INVENTION
(a) Field of the Invention
The present invention is related to a chip packaging overflow proof
device, and more particularly to a package base including an overflow
space to contain squeeze-out.
(b) Description of the Prior Art
The conventional manufacturing process for semiconductor
package with lead frame as a chip carrier, e.g., Quad Flat Package
(QFP) or Quad Flat Non-Leaded (QFN) involves having the lead frame
provided with a chip base and multiple guide pins to be adhered with a
semiconductor chip; the lead frame is then electrically connected to a
solder pad and multiple corresponding connection pins with multiple
golden plated wires, and finally a packaging colloid is provided to
encapsulate the chip and those golden plated wires to form a
semiconductor package. Meanwhile, on surface of the chip base may
be exposed out of the packaging colloid for the chip base to facilitate
dissipating the heat built up on the chip.
Referring to Figs. 1 and 2 of the accompanying drawings for a


process of packaging multiple chips, each chip 11 is disposed on a
same substrate 12 and the substrate 12 is related to a circuit board with
both sides disposed with circuits 13. The substrate 12 and multiple
chips 11 are placed in a packaging base 14. Both sides of the
packaging base 14 are respectively provided with a socket 15 to receive
insertion by a lid 16. A cable- terminating hole 17 is disposed at where
between the socket 15 and the lid 16 for the circuit to penetrate through.
A packaging colloid 18 is filled above the substrate to protect those
chips 11 while each chip 11 is activated when the circuit 13 is
conducted.
The cable-terminating hole 17 is contained in a first slot 171 with its
opening facing upward and disposed at the bottom of each of both sides
of the socket 15 and in a second slot 172 with its opening facing
downward and disposed on the bottom of each of both sides of the lid
16. Once each lid 16 is inserted into the socket 15, both of the first and
the second slots define the substantially circular cable-terminating hole
17 to allow the circuit to penetrate through. Upon filling the packaging
colloid 18, squeeze-out occurs on the external side of the packaging
base 14 when the colloid 18 is vulnerable to flow out of the
cable-terminating hole 17 due to excessively filling amount of colloid 18


or excessively higher viscosity of the colloid 18 as illustrate din Fig. 2.
In case of squeeze-out, not only the appearance is compromised and
extra process cost is incurred from ridding of the squeeze-out, but also
the binding strength between the colloid and the packaging base may
be affected.
SUMMARY OF THE INVENTION
The primary purpose of the present invention is to provide a chip
packaging overflow proof device containing a packaging base disposed
with an overflow space to accommodate squeeze out of colloid.
To achieve the purpose, multiple chips are disposed on a substrate;
both sides of the substrate are provided with circuits connecting to those
chips; and the substrate and those chips are placed and secured in a
packaging base. A socket is provided on each of both sides of the
packaging base to receive insertion of a lid, and a first cable-terminating
hole is provided at where between the socket and the lid to permit the
penetration by the circuit. Wherein, one or a plurality of retaining wall is
disposed on the packaging base at where closer to the socket and a
second cable-terminating hole is disposed on the retaining wall. An
overflow space is defined between the retaining wall and the socket to
accommodate any squeeze-out with the bottom of the overflow space at


a level lower than that of the second cable-terminating hole so to permit
any squeeze-out from a chip packaging colloid to enter into the overflow
space without flowing out of the outer side of the packaging base to
prevent any squeeze-out from damaging the appearance of the
packaging base.
BRIEF DESCRIPTION OF THE ACCOMPANYING DRAWINGS
Fig. 1 is an exploded view of a chip packaging construction of the
prior art.
Fig. 2 is a schematic view showing a construction of squeeze-out
taking place on the chip packaging process of the prior art.
Fig. 3 is an exploded view of chips and packaging base of the
present invention.
Fig. 4 is a perspective view showing a construction of a light
emitting diode (LED) unit in the present invention.
Fig. 5 is a schematic view showing a construction of the LED and a
packaging colloid in the present invention.
Fig. 6 is a perspective view showing a construction of a lid in the
present invention.
Fig. 7 is a schematic view showing a construction of chips
completed with packaging in the present invention.


Fig. 8 is a magnified view showing a construction of a local portion
taken from Fig. 7.
Fig. 9 is another perspective view showing an LED unit in the
present invention.
Fig. 10 is a perspective view of a lighting source installation in the
present invention.
Fig. 11 is a schematic view showing a construction of the LED unit
and the packaging colloid in the present invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Referring to Figs. 3 through 7, a preferred embodiment of chip
packaging overflow proof device of the present invention includes
multiple chips 21, two chips in the preferred embodiment, disposed on a
substrate 22; and the substrate 22 related to a circuit board has both
sides each provided with a circuit 23 connected to each chip 21. Both of
the substrate 22 and those chips 21 are placed and secured in a
packaging base 24; and the packaging base 24 contains a chamber 241
to accommodate the substrate 22 and multiple ribs 242 to secure the
substrate 22 in position. Both sides of the packaging base 24 are
respectively disposed with a socket 25 to receive insertion by a lid 26.
A first cable-terminating hole 271 is provided at where between the


socket 25 and the lid 26 to permit the circuit to penetrate through. A
packaging colloid 28 to protect each chip 21 is filled at where above the
substrate 22. When the circuit 23 is conducted, each chip is activated.
Wherein, the chip 21 may be related to a light emitting diode (LED) to
emit the light when the chip 21 is activated. One or a plurality of light
emitting chip may be disposed on the substrate with each light emission
chip to emit light in the same or different light color as or from that of
other chips to constitute a light emitting packaging unit 41 as illustrated
in Fig. 4. Of course, fluorescent powder A in different color may be
added into the packaging colloid 28 to address the light emission
performance.
As illustrated in Figs. 3, 6, and 7, the first cable-terminating hole
271 contains a first slot 2711 with its opening facing upward disposed
on the bottom of each of both sides of the socket 25, and a second slot
2712 with its opening facing downward disposed on the bottom of each
of both sides of the lid 26. With the lid 26 inserted into the socket 25,
both of the first and second slots 2711, 2712 define the first
cable-terminating hole 171 substantially in a circular form. One or a
plurality of retaining wall 29 is disposed at where closer to the socket 25
on the packaging base 24. A trough 291 and a second cable-terminating


hole 272 are disposed on the retaining wall 29. An overflow space 31 to
accommodate any squeeze-out is provided at where between the
retaining wall and the socket 25, and the bottom of the overflow space
31 is at a level lower than that of the second cable-terminating hole 272.
A first covering portion 261 extending from the lid 26 enters into the
overflow space 31. An arc portion 32 is provided between the space 31
and the first covering portion 261 for the overflow space 31 and the first
covering portion 261 to be abutted to each other. A second covering
portion 262 extending from the lid 26 enters into the trough 291. The
second cable-terminating hole 272 is contained in the first slot 2721 with
its opening facing upward disposed at the bottom of the trough 291 and
the second slot 2722 with its opening facing downward disposed at the
bottom of the second covering portion 262.
When assembled, the substrate 22 disposed with multiple chips 21
is placed in the chamber 241 and secured in position by those multiple
ribs 242; both circuits 23 on both sides of the substrate penetrate in
sequence into the second and the first cable- terminating holes 272, 271
and left exposed out of the packaging base 24. Meanwhile, each lid 26
is inserted into the socket 25 and firmly secured in the packaging base
24 with the arc portion 32 where the overflow space 31 and the first


covering portion 261 are abutted to each other. Finally, the packaging
colloid 28 is filled in the chamber 241 and above those multiple chips 21
to complete the chip packaging process.
Before filling the packaging colloid 28, the chamber 241 is
vacuumed to prevent the packaging colloid 28 from developing any air
bulb when filled in the chamber 241 and any squeeze-out is led into the
overflow space 31 without winding up on the outer side of the packaging
base 24 thus to maintain the neat appearance of the packaging base.
Furthermore, as illustrated in Fig. 9, both circuits 23 respectively
provided on both sides of the substrate 22 of the light emitting
packaging unit 41 are each disposed with a male and a female
connectors 42, 43 to allow interconnections among light emitting
packaging units 41. When each circuit 23 is conducted, the
light-emitting chip is activated to become a light source as illustrated in
Fig. 10. Alternatively, the chip 21 may be replaced with the LED unit 20
already completed with the packaging process, Fig. 11. The color of the
light emitted by each LED unit 20 may be the same as or different from
that emitted by other LED units to be applied in an advertising light box
or on a signboard.
The prevent invention provides an improved structure of a chip


packaging overflow-proof device, and the application for a utility patent
is duly filed accordingly. However, it is to be noted that the preferred
embodiments disclosed in the specification and the accompanying
drawings are not limiting the present invention; and that any
construction, installation, or characteristics that is same or similar to that
of the present invention should fall within the scope of the purposes and
claims of the present invention.

WE CLAIM
1. A chip packaging overflow proof device comprising:
a substrate (22), one or a plurality of chip (21) disposed on the substrate
(22);
a packaging base (24) to accommodate the substrate (22) and the chip
(21);
a circuit disposed on the side of the substrate (22) and connected to the
chip (21);
a socket disposed on the side of the packaging base (24);
a lid (26) inserted into the socket (25);
a retaining wall (29) disposed on the packaging base (24) at where closer
to the socket (25);
a first cable-terminating hole (171) disposed at where between the socket
(25) and the lid (26) for the circuit (23) to penetrate through; and
a second cable-terminating hole (272) disposed on the retaining wall (29);
and
an overflow space (31) being defined between the retaining wall (29) and

the socket (25) at a level lower than that of the second cable-terminating
hole (272), the overflow space (31) being integrated with the packaging
base (24),
wherein any squeeze-out of a colloid packaging of the chip (21) being
admitted into the overflow space (31),
wherein a trough (291) is disposed on the retaining wall (29), a first
covering portion (261) extending from the lid enters into the overflow
space (31) and a second covering portion (262) extending from the lid
(26) enters into the trough (291),
wherein the second cable-terminating hole (272) is contained in the first
slot (2721) with its opening facing upward and disposed on the bottom of
the trough (291) and in a second slot (2722) with its opening facing
downward and disposed on the bottom of the lid(26).
2. The chip packaging overflow proof device as claimed in claim 1, wherein
the substrate (22) relates to a circuit board.
3. The chip packaging overflow proof device as claimed in claim 1, wherein
the packaging base (24) contains a chamber (241) to accommodate the
base (24) and multiple ribs (242) to secure the substrate (22) in position.
4. The chip packaging overflow proof device as claimed in claim 1, wherein
the first cable-terminating hole (171) is contained in a first slot (2711)
with its opening facing upward and disposed on the bottom of the socket

(25) and in a second slot (2712) with its opening facing downward and
disposed on the bottom of the lid (26).
5. The chip packaging-overflow proof device as claimed in claim 1, wherein
an arc portion (32) is disposed between the overflow space (31) and the
first covering portion (261) for the overflow space (31) and the first
covering portion (261) to be abutted to each other.
6. A light emitting packaging unit (20) comprising:
a substrate (22);
one or a plurality of light emitting diode (LED) unit (20) disposed on the
substrate (22);
a circuit (23) disposed on one side of the substrate (22) and connected to
the LED unit (20);
a packaging base (24) to accommodate the substrate (22) and the LED
unit (20);
a socket (20) disposed on one side of the packaging base (24);
a lid (26) inserted into the socket (25);
a retaining wall (29) disposed on the packaging base (24) at where closer
to the socket (25);

a first cable-terminating hole (271) disposed at where between the socket
and the lid (26) to permit the circuit (23) to penetrate through;
a second cable-terminating hole (272) disposed on the retaining wall (29);
an overflow space (31) being defined between the retaining wall (29) and
the socket (25); and
the bottom of the overflow space (31) being provided at a level lower
than that of the second cable-terminating hole (272), the overflow space
(31) being integrated with the packaging base (24),
wherein any squeeze-out from a packaging colloid of the LED unit (20)
being admitted to the overflow space (31),
wherein a trough (291) is disposed on the retaining wall (29), and a first
covering portion (261) extending from the lid enters (26) into the overflow
space (31), and a second covering portion (262) extending from the lid
(26) enters into the trough (291),
wherein the second cable-terminating hole (272) is contained in the first
slot (2721) with its opening facing upward and disposed on the bottom of
the trough (291) and in a second slot (2722) with its opening facing
downward and disposed on the bottom of the second covering portion
(262).
7. The light emitting packaging unit as claimed in claim 6, wherein a

chamber is provided in the packaging base to accommodate the substrate
and multiple ribs to secure the substrate.
8. The light emitting packaging unit as claimed in claim 6, wherein the first
cable-terminating hole is contained in a first slot with its opening facing
upward and disposed on the bottom of each of both sides of the socket
and in a second slot with its opening facing downward and disposed on
the bottom of each of both sides of the lid.
9. The light emitting packaging unit as claimed in claim 6, wherein an arc
portion is disposed at where between the overflow space and the first
covering portion for both of the overflow space and the first covering
portion to be abutted to each other.
lO.The light emitting packaging unit as claimed in claim 6, wherein the color
of the light emitted from each LED unit is the same as or different from
that of any other LED unit.


ABSTRACT

TITLE : "A CHIP PACKAGING OVERFLOW PROOF DEVICE"
The invention relates to a chip packaging overflow proof device comprising a
substrate (22), one or a plurality of chip (21) disposed on the substrate (22); a
packaging base (24) to accommodate the substrate (22) and the chip (21); a
circuit disposed on the side of the substrate (22) and connected to the chip (21);
a socket disposed on the side of the packaging base (24); a lid (26) inserted into
the socket (25); a retaining wall (29) disposed on the packaging base (24) at
where closer to the socket (25); a first cable-terminating hole (171) disposed at
where between the socket (25) and the lid (26) for the circuit (23) to penetrate
through; and a second cable-terminating hole (272) disposed on the retaining
wall (29); and an overflow space (31) being defined between the retaining wall
(29) and the socket (25) at a level lower than that of the second cable-
terminating hole (272), the overflow space (31) being integrated with the
packaging base (24), wherein any squeeze-out of a colloid packaging of the chip
(21) being admitted into the overflow space (31), wherein a trough (291) is
disposed on the retaining wall (29), a first covering portion (261) extending from
the lid enters into the overflow space (31) and a second covering portion (262)
extending from the lid (26) enters into the trough (291), wherein the second
cable-terminating hole (272) is contained in the first slot (2721) with its opening
facing upward and disposed on the bottom of the trough (291) and in a second
slot (2722) with its opening facing downward and disposed on the bottom of the
lid(26).

Documents:

01254-kol-2006-correspondence-1.1.pdf

01254-kol-2006-form-18.pdf

01254-kol-2006.abstract.pdf

01254-kol-2006.claims.pdf

01254-kol-2006.correspondence others.pdf

01254-kol-2006.description(complete).pdf

01254-kol-2006.drawings.pdf

01254-kol-2006.form-1.pdf

01254-kol-2006.form-2.pdf

01254-kol-2006.form-3.pdf

01254-kol-2006.form-5.pdf

01254-kol-2006.priority document.pdf

1254-KOL-2006-(20-12-2011)-CORRESPONDENCE.pdf

1254-KOL-2006-(20-12-2011)-ENGLISH TRANSLATION.pdf

1254-KOL-2006-(20-12-2011)-OTHER PATENT DOCUMENT.pdf

1254-KOL-2006-(23-04-2012)-CORRESPONDENCE.pdf

1254-KOL-2006-ABSTRACT.pdf

1254-KOL-2006-AMANDED CLAIMS.pdf

1254-KOL-2006-CORRESPONDENCE 1.1.pdf

1254-KOL-2006-CORRESPONDENCE-1.2.pdf

1254-KOL-2006-DESCRIPTION (COMPLETE).pdf

1254-KOL-2006-DRAWINGS.pdf

1254-KOL-2006-EXAMINATION REPORT REPLY RECIEVED.pdf

1254-KOL-2006-EXAMINATION REPORT.pdf

1254-KOL-2006-FORM 1.pdf

1254-KOL-2006-FORM 18-1.1.pdf

1254-KOL-2006-FORM 2.pdf

1254-KOL-2006-FORM 26.pdf

1254-KOL-2006-FORM 3-1.1.pdf

1254-KOL-2006-FORM 3.pdf

1254-KOL-2006-FORM 5.pdf

1254-KOL-2006-GRANTED-ABSTRACT.pdf

1254-KOL-2006-GRANTED-CLAIMS.pdf

1254-KOL-2006-GRANTED-DESCRIPTION (COMPLETE).pdf

1254-KOL-2006-GRANTED-DRAWINGS.pdf

1254-KOL-2006-GRANTED-FORM 1.pdf

1254-KOL-2006-GRANTED-FORM 2.pdf

1254-KOL-2006-GRANTED-SPECIFICATION.pdf

1254-KOL-2006-OTHERS-1.1.pdf

1254-KOL-2006-OTHERS.pdf

1254-KOL-2006-PA.pdf

1254-KOL-2006-PETITION UNDER RULE 137.pdf

1254-KOL-2006-PRIORITY DOCUMENT.pdf

1254-KOL-2006-REPLY TO EXAMINATION REPORT.pdf

abstract-01254-kol-2006.jpg


Patent Number 254622
Indian Patent Application Number 1254/KOL/2006
PG Journal Number 48/2012
Publication Date 30-Nov-2012
Grant Date 27-Nov-2012
Date of Filing 20-Nov-2006
Name of Patentee TAIWAN OASIS TECHNOLOGY CO. LTD.,
Applicant Address 11F1,NO.306,SECTION 4,HSIN YI ROAD,TAIPEI,TAIWAN
Inventors:
# Inventor's Name Inventor's Address
1 MING-SHUN LEE 11F1,NO.306,SECTION 4,HSIN YI ROAD, TAIPEI,TAIWAN
PCT International Classification Number h05k
PCT International Application Number N/A
PCT International Filing date
PCT Conventions:
# PCT Application Number Date of Convention Priority Country
1 095217445 2006-09-29 Chinese Taipei